Registered user since Tue 25 Jun 2019
Name:Andreas Lööw
Affiliation:Chalmers University of Technology
Contributions
| CPP 2021 | Lutsig: A Verified Verilog Compiler for Verified Circuit Development | ||||||||||||||||||||||||||||||||||||||||
| Show activities from other conferences | |||||||||||||||||||||||||||||||||||||||||
POPL 2021-profile
View general profile
View general profile